Accéder au contenu principal

Yet Another Beautiful Code and NVIDIA Counting Bit method.

While SIMD stand for Single-instruction, multiple-data instruction, looking toward Cuda in-operability of Geforce 7000M to be part of the CUDA supported GPU, I have to find out which instruction inside a grouped node it should not deliver the information... Acknowledging the 630i Data processor of Curie Families card, should miss something... Like Counting population inside a Beautiful Book named Beautiful Code, the Chapter 10, from Henry S. Warren, Jr should give me more information on what should I inspect... Counting in group, uses of SIMD instruction.

- Starring sub-chapter Divide and Conquer, it explain are information in group should be counted to extract a group with nominated value and this make a way to extract a subject from a Big Bit Field..

It explained a strategy in 5 step or log2(32) = 5 Steps information can be reduced...

Looking toward a Header file, named nv.h from nvidia from nvidia-304.88 version now with preliminary source code, we can see a function :
- nv_count_bits:


static inline int nv_count_bits(NvU64 word)
{
    NvU64 bits;

    bits = (word & 0x5555555555555555ULL) + ((word >>  1) & 0x5555555555555555ULL);
    bits = (bits & 0x3333333333333333ULL) + ((bits >>  2) & 0x3333333333333333ULL);
    bits = (bits & 0x0f0f0f0f0f0f0f0fULL) + ((bits >>  4) & 0x0f0f0f0f0f0f0f0fULL);
    bits = (bits & 0x00ff00ff00ff00ffULL) + ((bits >>  8) & 0x00ff00ff00ff00ffULL);
    bits = (bits & 0x0000ffff0000ffffULL) + ((bits >> 16) & 0x0000ffff0000ffffULL);
    bits = (bits & 0x00000000ffffffffULL) + ((bits >> 32) & 0x00000000ffffffffULL);

    return (int)(bits);
}


And it's equivalent being explained inside Chapter 10, Divide & Conquer, show merely how counting a group is explained...


And the similar conversion from the same book, call instruction the method using Integer to reveal the population of bit not masked by the operation. Another beautiful example few page ahead give twice an example to create a pop( x ) operation acting on bit inside the array.


This lead to another hint, what was that Debian Package allowing storing image in GPU memory to accelerate image treatment... This can lead to a story within GMA Intel Driver and API, developping OpenCL initiative for GPU computing...



XText may contains errors, syntax errors or lexical error...
XNow with SpellChecking and Editable text. Up to you to get something correct.


  • 1No Interest
  • 2Somewhat good
  • 3Good
  • 4Special.

Posts les plus consultés de ce blog

What are you doing here, another one ?

 Yeah, that's another one piece of Intel Corporation. Not in is box, already plugged somewhere. And now it's not sold with a board and not only wrap into a bubble bag. It come with the plastic box, and at least.    At 5.59$CA, if one of my board ares misconfiguration and lacking BIOS update to support higher than 10 Mb of memory, for family e5 2650v4 with 10 core rather than 14 and less than 20 Mb of L3 cache and will probably report only 60% of the memory is inaccessible rather than yelling for 66% of the memory if this one calculate the L3 memory as internal memory error for being unable to count the edge. Yes it's true an e5-2650 own 30Mb of L3 cache while the e5-2630 own 25 Mb. Ok it's not also the theoretical 2 cores in less. I seriously believe the second one will fail, for not having around 6 to 8 core and up to 15 Mb of memory on L3 cache. But apparently there is so many option withing the bios it let you disable the core. And mean I do request to investigate fo...

Hottest Snapshoot from my ThF4_LaFe Hard-State Nuclear Holdrum

This is my ThF 4 + LaFe (α-Fe) Nuclear Holdrum ( more than quantic-one ), for it's hard-state design. It's the revealed reproduction from 1980, after seeing the images with my tiny eyes from M.Villeneuve having a snapshoot from the Psychiatric hives, or vault. It was forbidden to stole because it was not yet made at this moment... To reproduce the image on the picture, they use white paint on the Xenon tube on external side of the holdrum... In fact this is PTFE thread used and it have it's property... Ionisation from PTFE thread is mildly-helper driving photo-source like filter-to-filter of a « ridicule » quater-plate effect side of using Fluor in light filtering, while in high-energy and high velocity light it en-lighting prior to filter... In This case  it's good, we are dealing with Ultra-violet led PaInSe ( also know as Hard-state gamma-ray pulse led from Praseodymium/Indium with filter to throw down wavelength to UV region...   ). I can conclude it's 5 xeno...

Oups, The AME 2012 Atomic Mass Evalutation fall in my Hand...

 I don't know what Zantagor, a real fanatic of Japanese / Chinese games told me about the Word Downloading in Japanese, but during I was looking to update data toward my Python module names NuclearMassTable from masstable having a lot of inexact information behind nndc.bnl.gov, but this PDF just fall in my hand when I was trying to seek for a document from cpc-hepnp.ihep.ac.cn , which is the type of hack-site not made to be KANJI-prone and backend still in english... The AME2012 Atomic Mass Evaluation Some content in Image.. Sorry my ImagePathDesign is not ready, but orcad give about perfect conversion and PDF2DJVU seems to work fine with... Few example about the content : Units; recalibration of α- and γ-ray energies Atomic mass determination for a particular nuclide can be generally performed by establishing an energy relation between the mass we want to deduce and that for a well known nuclide. This energy relation is then expressed in electron-volts (eV). Mass value...